Sciweavers

1145 search results - page 188 / 229
» Design and implementation of a data mining grid-aware archit...
Sort
View
ASAP
2007
IEEE
112views Hardware» more  ASAP 2007»
14 years 11 months ago
Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis
In high-level synthesis, as for compilers, an important question is when register assignment should take place. Unlike compilers for which the processor architecture is given, syn...
Alain Darte, C. Quinson
MOBISYS
2008
ACM
15 years 9 months ago
Anonysense: privacy-aware people-centric sensing
Personal mobile devices are increasingly equipped with the capability to sense the physical world (through cameras, microphones, and accelerometers, for example) and the network w...
Cory Cornelius, Apu Kapadia, David Kotz, Daniel Pe...
DAC
2009
ACM
15 years 10 months ago
Analysis and mitigation of process variation impacts on Power-Attack Tolerance
Embedded cryptosystems show increased vulnerabilities to implementation attacks such as power analysis. CMOS technology trends are causing increased process variations which impac...
Lang Lin, Wayne P. Burleson
WORDS
2002
IEEE
15 years 2 months ago
Service Differentiation of Communication-bound Processes in a Real-Time Operating System
The majority of today’s Internet-based services are generally not concerned about the level of Quality of Service (QoS) presented to their users. For many such services, however...
Domenico Cotroneo, Massimo Ficco, Mauro Gargiulo, ...
PLDI
2009
ACM
15 years 4 months ago
Programming model for a heterogeneous x86 platform
The client computing platform is moving towards a heterogeneous architecture consisting of a combination of cores focused on scalar performance, and a set of throughput-oriented c...
Bratin Saha, Xiaocheng Zhou, Hu Chen, Ying Gao, Sh...