Sciweavers

1145 search results - page 38 / 229
» Design and implementation of a data mining grid-aware archit...
Sort
View
69
Voted
SIGCOMM
2009
ACM
15 years 4 months ago
Design of a network service processing platform for data path customization
Custom packet processing functionality in routers is one of the key characteristics of next-generation Internet architectures. Network services have been proposed as an abstractio...
Qiang Wu, Tilman Wolf
ICMCS
2008
IEEE
168views Multimedia» more  ICMCS 2008»
15 years 4 months ago
A co-design platform for algorithm/architecture design exploration
The efficient implementation of multimedia algorithms, for the ever increasing complexity of the specifications and the emergence of the new generation of processing platforms c...
Christophe Lucarz, Marco Mattavelli, Julien Dubois
GLVLSI
2011
IEEE
344views VLSI» more  GLVLSI 2011»
14 years 1 months ago
Circuit design of a dual-versioning L1 data cache for optimistic concurrency
This paper proposes a novel L1 data cache design with dualversioning SRAM cells (dvSRAM) for chip multi-processors (CMP) that implement optimistic concurrency proposals. In this n...
Azam Seyedi, Adrià Armejach, Adrián ...
ICADL
2004
Springer
161views Education» more  ICADL 2004»
15 years 3 months ago
An Implementation of Web Image Search Engines
This paper presents our implementation techniques for an intelligent Web image search engine. A reference architecture of the system is provided and addressed in this paper. The s...
Zhiguo Gong, Leong Hou U, Chan Wa Cheang
84
Voted
DAC
2011
ACM
13 years 9 months ago
AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection
In the era of deep sub-wavelength lithography for nanometer VLSI designs, manufacturability and yield issues are critical and need to be addressed during the key physical design i...
Duo Ding, Jhih-Rong Gao, Kun Yuan, David Z. Pan