Sciweavers

666 search results - page 28 / 134
» Design and implementation of a live-analysis digital forensi...
Sort
View
RSP
2003
IEEE
176views Control Systems» more  RSP 2003»
15 years 2 months ago
Rapid Design and Analysis of Communication Systems Using the BEE Hardware Emulation Environment
This paper describes the early analysis and estimation features currently implemented in the Berkeley Emulation Engine (BEE) system. BEE is an integrated rapid prototyping and des...
Chen Chang, Kimmo Kuusilinna, Brian C. Richards, A...
GLVLSI
2002
IEEE
106views VLSI» more  GLVLSI 2002»
15 years 2 months ago
A low power direct digital frequency synthesizer with 60 dBc spectral purity
We present a low-power sine-output Direct Digital Frequency Synthesizer (DDFS) realized in 0.18 µm CMOS that achieves 60 dBc spectral purity from DC to the Nyquist frequency. No ...
J. M. Pierre Langlois, Dhamin Al-Khalili
CORR
2010
Springer
133views Education» more  CORR 2010»
14 years 9 months ago
Scalable, Time-Responsive, Digital, Energy-Efficient Molecular Circuits using DNA Strand Displacement
We propose a novel theoretical biomolecular design to implement any Boolean circuit using the mechanism of DNA strand displacement. The design is scalable: all species of DNA stra...
Ehsan Chiniforooshan, David Doty, Lila Kari, Shinn...
ISCAS
2007
IEEE
117views Hardware» more  ISCAS 2007»
15 years 3 months ago
On the Impact of I/Q Imbalance in Multi-Carrier Systems for Different Channel Scenarios
— I/Q imbalance has been identified as one of the most serious concerns in the practical implementation of the direct conversion receiver architecture. Facing the performance-de...
Marcus Windisch, Gerhard Fettweis
79
Voted
CASES
2001
ACM
15 years 1 months ago
The very portable optimizer for digital signal processors
Although retargetability has been a major design concern for many compilers, retargetability is a vitally important issue for Digital Signal Processors(DSPs) because the architect...
Sungjoon Jung, Yunheung Paek