Sciweavers

584 search results - page 13 / 117
» Design and implementation of correlating caches
Sort
View
ICCD
2005
IEEE
114views Hardware» more  ICCD 2005»
15 years 6 months ago
Memory Bank Predictors
Cache memories are commonly implemented through multiple memory banks to improve bandwidth and latency. The early knowledge of the data cache bank that an instruction will access ...
Stefan Bieschewski, Joan-Manuel Parcerisa, Antonio...
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
15 years 1 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
ICS
2010
Tsinghua U.
15 years 1 days ago
The auction: optimizing banks usage in Non-Uniform Cache Architectures
The growing influence of wire delay in cache design has meant that access latencies to last-level cache banks are no longer constant. Non-Uniform Cache Architectures (NUCAs) have ...
Javier Lira, Carlos Molina, Antonio Gonzále...
ISCAPDCS
2007
14 years 11 months ago
Evaluation of architectural support for speech codecs application in large-scale parallel machines
— Next generation multimedia mobile phones that use the high bandwidth 3G cellular radio network consume more power. Multimedia algorithms such as speech, video transcodecs have ...
Naeem Zafar Azeemi
CN
1998
83views more  CN 1998»
14 years 9 months ago
LSAM Proxy Cache: A Multicast Distributed Virtual Cache
1,2 The LSAM Proxy Cache (LPC) is a multicast distributed web cache that provides automated multicast push of web pages, based on self-configuring interest groups. The LPC is desig...
Joseph D. Touch, Amy S. Hughes