584 search results - page 67 / 117 » Design and implementation of correlating caches |
100
click to vote
ISCA
1996
IEEE
15 years 1 months ago
1996
IEEE
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
MIDDLEWARE
2005
Springer
15 years 3 months ago
2005
Springer
Distributed publish/subscribe systems are naturally suited for processing events in distributed systems. However, support for expressing patterns about disparate events and algorit...
SIGMETRICS
2006
ACM
15 years 3 months ago
2006
ACM
In this paper, we present a new metric, Hard-Fault Architectural Vulnerability Factor (H-AVF), to allow designers to more effectively compare alternate hard-fault tolerance scheme...
MICRO
1999
IEEE
15 years 2 months ago
1999
IEEE
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
FCCM
2007
IEEE
15 years 4 months ago
2007
IEEE
This paper provides an evaluation of SGI® RASC™ RC100 technology from a computational science software developer’s perspective. A brute force implementation of a two-point an...