Sciweavers

584 search results - page 70 / 117
» Design and implementation of correlating caches
Sort
View
ICS
1993
Tsinghua U.
15 years 1 months ago
Anatomy of a Message in the Alewife Multiprocessor
Shared-memory provides a uniform and attractive mechanism for communication. For efficiency, it is often implemented with a layer of interpretive hardware on top of a message-pas...
John Kubiatowicz, Anant Agarwal
ISPD
2006
ACM
90views Hardware» more  ISPD 2006»
15 years 3 months ago
Fast buffer insertion considering process variations
Advanced process technologies call for a proactive consideration of process variations in design to ensure high parametric timing yield. Despite of its popular use in almost any h...
Jinjun Xiong, Lei He
DAC
2005
ACM
15 years 10 months ago
Automatic scenario detection for improved WCET estimation
Modern embedded applications usually have real-time constraints and they are implemented using heterogeneous multiprocessor systems-on-chip. Dimensioning a system requires accurat...
Stefan Valentin Gheorghita, Sander Stuijk, Twan Ba...
CISSE
2008
Springer
14 years 11 months ago
Knowledge Assessment - Practical Example in Testing
: Knowledge assessment is inseparable part of current e-learning technologies. It can be used for self-assessment of students to give them feedback about their progress in a study ...
Ján Genci
USENIX
1996
14 years 11 months ago
lmbench: Portable Tools for Performance Analysis
lmbench is a micro-benchmark suite designed to focus attention on the basic building blocks of many common system applications, such as databases, simulations, software developmen...
Larry W. McVoy, Carl Staelin