Sciweavers

3116 search results - page 42 / 624
» Design and implementation of network puzzles
Sort
View
DSD
2004
IEEE
122views Hardware» more  DSD 2004»
15 years 3 months ago
On the Packet-Switched Implementation of a Discrete-Time CNN
Cellular Neural Networks are widely used with real-time image processing's applications. Such systems can be efficiently realized using macro enriched fieldprogrammable gate-...
Suleyman Malki, Lambert Spaanenburg
FPL
1997
Springer
123views Hardware» more  FPL 1997»
15 years 4 months ago
P4: A platform for FPGA implementation of protocol boosters
Protocol Boosters are functional elements, inserted anddeleted fromnetwork protocol stacks on an as-neededbasis. The Protocol Booster design methodology attempts to improve end-to-...
Ilija Hadzic, Jonathan M. Smith
HOTI
2005
IEEE
15 years 5 months ago
Control Path Implementation for a Low-Latency Optical HPC Switch
— A crucial part of any high-performance computing system is its interconnection network. In the OSMOSIS project, Corning and IBM are jointly developing a demonstrator interconne...
Cyriel Minkenberg, François Abel, Peter M&u...
PADS
2003
ACM
15 years 5 months ago
An Implementation of the SSF Scalable Simulation Framework on the Cray MTA
Large-scale parallel discrete event simulations of massive networks, such as the Internet, are “Grand Challenge” problems: packet level simulation of even a small fraction of ...
Robert R. Henry, Simon Kahan, Jason Liu, David M. ...
MSS
2000
IEEE
160views Hardware» more  MSS 2000»
15 years 4 months ago
Implementation of a Fault-Tolerant Real-Time Network-Attached Storage Device
Phoenix is a fault-tolerantreal-time network-attachedstorage device (NASD). Like other NASD architectures, Phoenix provides an object-based interface to data stored on network-att...
Ashish Raniwala, Srikant Sharma, Anindya Neogi, Tz...