Sciweavers

3116 search results - page 90 / 624
» Design and implementation of network puzzles
Sort
View
ICCAD
1993
IEEE
134views Hardware» more  ICCAD 1993»
15 years 9 months ago
Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
In this paper, we present an integrated approach to synthesis and mapping to go beyond the combinatorial limit set up by the depth-optimal FlowMap algorithm. The new algorithm, na...
Jason Cong, Yuzheng Ding
INFOCOM
2010
IEEE
15 years 3 months ago
Designing a Practical Access Point Association Protocol
—In a Wireless Local Area Network (WLAN), the Access Point (AP) selection of a client heavily influences the performance of its own and others. Through theoretical analysis, we ...
Fengyuan Xu, Chiu Chiang Tan, Qun Li, Guanhua Yan,...
141
Voted
ICONIP
1998
15 years 6 months ago
A Web Oriented Recurrent Neural Network Simulator
YANNS (Yet Another Neural Network Simulator) is a new object-oriented neural network simulator for feedforward networks as well as general recurrent networks. The goal of this pro...
Romuald Boné, Michel Crucianu, Pascal Makri...
ICNP
2006
IEEE
15 years 11 months ago
The Delicate Tradeoffs in BitTorrent-like File Sharing Protocol Design
— The BitTorrent (BT) file sharing protocol is popular due to its scalability property and the incentive mechanism to reduce free-riding. However, in designing such P2P file sh...
Bin Fan, Dah-Ming Chiu, John C. S. Lui
DATE
2010
IEEE
118views Hardware» more  DATE 2010»
15 years 3 months ago
Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network
Abstract—On-chip interconnection network is a crucial design component in high-performance System-on-Chips (SoCs). Many of previous works have focused on the automation of its to...
Minje Jun, Sungroh Yoon, Eui-Young Chung