Sciweavers

1799 search results - page 17 / 360
» Design considerations for MRAM
Sort
View
MICRO
2000
IEEE
129views Hardware» more  MICRO 2000»
14 years 11 months ago
Architectural Considerations for CPU and Network Interface Integration
The popularity of the Internet and the emergence of broadband access networks is fueling the development of communications processors -- devices that integrate processing, network...
Charles D. Cranor, R. Gopalakrishnan, Peter Z. Onu...
DATE
2007
IEEE
74views Hardware» more  DATE 2007»
15 years 6 months ago
Joint consideration of fault-tolerance, energy-efficiency and performance in on-chip networks
High reliability against noise, low energy consumption and high performance are key objectives in the design of on-chip networks. Recently some researchers have considered the var...
Alireza Ejlali, Bashir M. Al-Hashimi, Paul M. Rosi...
SYNASC
2007
IEEE
131views Algorithms» more  SYNASC 2007»
15 years 6 months ago
Adaptive Information Provisioning in an Agent-Based Virtual Organization- Preliminary Considerations
In this note we consider design of an information provisioning subsystem for an agent-based virtual organization. Flexible delivery of information is based on matching of ontologi...
Maria Ganzha, Marcin Paprzycki, Maciej Gawinecki, ...
DGO
2004
78views Education» more  DGO 2004»
15 years 1 months ago
Scalable and Secure Data Collection: Fault Tolerance Considerations
Data collection, or uploading, is an inherent part of numerous digital government applications. In this poster we present our recent research directions in the development of Bist...
William C. Cheng, Leslie Cheung, Cheng-Fu Chou, Le...
GLVLSI
2006
IEEE
113views VLSI» more  GLVLSI 2006»
15 years 5 months ago
Statistical gate delay calculation with crosstalk alignment consideration
We study gate delay variation caused by crosstalk aggressor alignment, i.e., difference of signal arrival times in coupled neighboring interconnects. This effect is as significan...
Andrew B. Kahng, Bao Liu, Xu Xu