Sciweavers

2407 search results - page 174 / 482
» Design considerations for network processor operating system...
Sort
View
CASES
2009
ACM
15 years 11 months ago
CheckerCore: enhancing an FPGA soft core to capture worst-case execution times
Embedded processors have become increasingly complex, resulting in variable execution behavior and reduced timing predictability. On such processors, safe timing specifications e...
Jin Ouyang, Raghuveer Raghavendra, Sibin Mohan, Ta...
PPOPP
2010
ACM
15 years 6 months ago
Helper locks for fork-join parallel programming
Helper locks allow programs with large parallel critical sections, called parallel regions, to execute more efficiently by enlisting processors that might otherwise be waiting on ...
Kunal Agrawal, Charles E. Leiserson, Jim Sukha
PPOPP
2003
ACM
15 years 9 months ago
Impala: a middleware system for managing autonomic, parallel sensor systems
Sensor networks are long-running computer systems with many sensing/compute nodes working to gather information about their environment, process and fuse that information, and in ...
Ting Liu, Margaret Martonosi
HICSS
2003
IEEE
211views Biometrics» more  HICSS 2003»
15 years 9 months ago
Effective Intrusion Detection Using Multiple Sensors in Wireless Ad Hoc Networks
In this paper we propose a distributed intrusion detection system for ad hoc wireless networks based on mobile agent technology. Wireless networks are particularly vulnerable to i...
Oleg Kachirski, Ratan K. Guha
DSN
2009
IEEE
15 years 8 months ago
An efficient XOR-scheduling algorithm for erasure codes encoding
In large storage systems, it is crucial to protect data from loss due to failures. Erasure codes lay the foundation of this protection, enabling systems to reconstruct lost data w...
Jianqiang Luo, Lihao Xu, James S. Plank