2407 search results - page 80 / 482 » Design considerations for network processor operating system... |
113
Voted
EH
1999
IEEE
15 years 8 months ago
1999
IEEE
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
ICSEA
2007
IEEE
15 years 10 months ago
2007
IEEE
The development of network-attached devices has ushered in an era of autonomous, multi-function equipment demanding minimal human interaction: the only requirements are data and e...
110
click to vote
CF
2008
ACM
15 years 5 months ago
2008
ACM
PRAM (Parallel Random Access Model) has been widely regarded a desirable parallel machine model for many years, but it is also believed to be "impossible in reality." As...
126
Voted
RTSS
2006
IEEE
15 years 9 months ago
2006
IEEE
In this paper, we describe the design and evaluation of a scheduler (referred to as Everest) for allocating processors to services in high performance, multi-service routers. A sc...
147
Voted
VTC
2010
IEEE
15 years 2 months ago
2010
IEEE
—Most of geographic routing approaches in wireless ad hoc and sensor networks do not take into consideration the medium access control (MAC) and physical layers when designing a ...