Sciweavers

275 search results - page 19 / 55
» Design for Verification of SystemC Transaction Level Models
Sort
View
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
15 years 3 months ago
On the verification of automotive protocols
Verification quality is a must for functional safety in electronic systems. In automotive, the verification flow is historically based on a layered approach, where each level (mod...
G. Zarri, F. Colucci, F. Dupuis, R. Mariani, M. Pa...
SBMF
2010
Springer
205views Formal Methods» more  SBMF 2010»
14 years 4 months ago
A High-Level Language for Modeling Algorithms and Their Properties
Designers of concurrent and distributed algorithms usually express them using pseudo-code. In contrast, most verification techniques are based on more mathematically-oriented forma...
Sabina Akhtar, Stephan Merz, Martin Quinson
DATE
2006
IEEE
100views Hardware» more  DATE 2006»
15 years 3 months ago
Heterogeneous behavioral hierarchy for system level designs
Enhancing productivity for designing complex embedded systems requires system level design methodology and language support for capturing complex design in high level models. For ...
Hiren D. Patel, Sandeep K. Shukla, Reinaldo A. Ber...
ISSS
2002
IEEE
124views Hardware» more  ISSS 2002»
15 years 2 months ago
A New Performance Evaluation Approach for System Level Design Space Exploration
Application specific systems have potential for customization of design with a view to achieve a better costperformance-power trade-off. Such customization requires extensive de...
M. Balakrishnan, Anshul Kumar, C. P. Joshi
FDL
2005
IEEE
15 years 3 months ago
System model of an inertial navigation system using SystemC-AMS
This paper presents an approach for modeling an inertial navigation system. This system consists of a 3D acceleration and rotation sensor array, analog and digital error correctio...
Erik Markert, Göran Herrmann, Dietmar Mü...