Sciweavers

275 search results - page 31 / 55
» Design for Verification of SystemC Transaction Level Models
Sort
View
FDL
2005
IEEE
15 years 3 months ago
Executable Specification of Novel Display Controllers
To address performance limitations and expand their applications range, emerging and mature display technologies rely on the design of novel display controllers. Under current mod...
David Antonio-Torres, Paul F. Newbury, Paul F. Lis...
ICA3PP
2005
Springer
15 years 3 months ago
A Practical Comparison of Cluster Operating Systems Implementing Sequential and Transactional Consistency
Shared Memory is an interesting communication paradigm for SMP machines and clusters. Weak consistency models have been proposed to improve efficiency of shared memory applications...
Stefan Frenz, Renaud Lottiaux, Michael Schött...
DAC
2010
ACM
14 years 8 months ago
SCEMIT: a systemc error and mutation injection tool
As high-level models in C and SystemC are increasingly used for verification and even design (through high-level synthesis) of electronic systems, there is a growing need for com...
Peter Lisherness, Kwang-Ting (Tim) Cheng
LCTRTS
2010
Springer
15 years 4 months ago
Modeling structured event streams in system level performance analysis
This paper extends the methodology of analytic real-time analysis of distributed embedded systems towards merging and extracting sub-streams based on event type information. For e...
Simon Perathoner, Tobias Rein, Lothar Thiele, Kai ...
DATE
2008
IEEE
91views Hardware» more  DATE 2008»
15 years 4 months ago
Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation
Transaction Level Modeling (TLM) is an emerging design practice for overcoming increasing design complexity. It aims at simplifying the design flow of embedded systems ning and v...
Nicola Bombieri, Nicola Deganello, Franco Fummi