Sciweavers

275 search results - page 51 / 55
» Design for Verification of SystemC Transaction Level Models
Sort
View
CCR
2010
131views more  CCR 2010»
14 years 9 months ago
DECOR: DEClarative network management and OpeRation
Network management operations are complicated, tedious and error-prone, requiring significant human involvement and expert knowledge. In this paper, we first examine the fundament...
Xu Chen, Yun Mao, Zhuoqing Morley Mao, Jacobus E. ...
SIPS
2006
IEEE
15 years 3 months ago
Automated Architectural Exploration for Signal Processing Algorithms
Abstract— This paper presents a design environment for efficiently generating application-specific Intellectual Property (IP) cores for system level signal processing algorithm...
Ramsey Hourani, Ravi Jenkal, W. Rhett Davis, Winse...
HICSS
2005
IEEE
145views Biometrics» more  HICSS 2005»
15 years 3 months ago
Towards a Reliable and Efficient Distributed Storage System
This paper presents RDSS, a Resource Area Network (RAN)-based Distributed Storage System, which is designed for high scalability, long-term reliability, and operational efficiency...
Xiaodong Li, Chang Liu
IIWAS
2008
14 years 11 months ago
A model-prover for constrained dynamic conversations
In a service-oriented architecture, systems communicate by exchanging messages. In this work, we propose a formal model based on OCL-constrained UML Class diagrams and a methodolo...
Diletta Cacciagrano, Flavio Corradini, Rosario Cul...
DAC
2004
ACM
15 years 10 months ago
A frequency relaxation approach for analog/RF system-level simulation
The increasing complexity of today's mixed-signal integrated circuits necessitates both top-down and bottom-up system-level verification. Time-domain state-space modeling and...
Xin Li, Yang Xu, Peng Li, Padmini Gopalakrishnan, ...