8497 search results - page 192 / 1700 » Design for an Optimal Probe |
108
Voted
FPGA
2008
ACM
15 years 2 months ago
2008
ACM
Logical effort (LE) is a linear technique for modelling the delay of a circuit in a technology independent manner. It offers the potential to simplify delay models for FPGAs and g...
121
click to vote
CSREAESA
2004
15 years 2 months ago
2004
: In this paper we focus on the reduction of switching activity in combinational logic circuits. An algorithmic approach using k-map has been proposed which modifies the normal opt...
84
Voted
FLAIRS
2004
15 years 2 months ago
2004
An algorithm is proposed to prune the prototype vectors (prototype selection) used in a nearest neighbor classifier so that a compact classifier can be obtained with similar or ev...
112
Voted
INFOCOM
2012
IEEE
13 years 3 months ago
2012
IEEE
—We study error estimating codes with the goal of establishing better bounds for the theoretical and empirical overhead of such schemes. We explore the idea of using sketch data ...
138
click to vote
CCE
2008
15 years 26 days ago
2008
Deterministic optimization approaches have been well developed and widely used in the process industry to accomplish off-line and on-line process optimization. The challenging tas...