Sciweavers

103 search results - page 10 / 21
» Design guidelines for simulation building blocks
Sort
View
81
Voted
STOC
2005
ACM
147views Algorithms» more  STOC 2005»
15 years 10 months ago
Simulating independence: new constructions of condensers, ramsey graphs, dispersers, and extractors
We present new explicit constructions of deterministic randomness extractors, dispersers and related objects. We say that a distribution X on binary strings of length n is a -sour...
Boaz Barak, Guy Kindler, Ronen Shaltiel, Benny Sud...
ISCAS
2007
IEEE
84views Hardware» more  ISCAS 2007»
15 years 3 months ago
High Speed 1-bit Bypass Adder Design for Low Precision Additions
—In this paper, we propose a high speed adder which is adopted for our reconfigurable architecture called FleXilicon. To support sub-word parallelism, the FleXilicon architecture...
Jong-Suk Lee, Dong Sam Ha
65
Voted
ISCAS
2003
IEEE
82views Hardware» more  ISCAS 2003»
15 years 2 months ago
On the feasibility of application of class E RF power amplifiers in UMTS
This paper investigates the feasibility of the application of class E RF power amplifiers in UMTS. A typical class E circuit has been designed and simulated, in conjunction with ...
Dusan M. Milosevic, Johan van der Tang, Arthur H. ...
ISCAPDCS
2004
14 years 11 months ago
A New Multicast Queuing Mechanism for High-Speed Packet Switches
Increasing multimedia applications such as teleconferencing and video-on-demand require the Internet to effectively provide high-performance multicast support. One of the promisin...
Min Song, Sachin Shetty, Mansoor Alam, HouJun Yang
DATE
2002
IEEE
100views Hardware» more  DATE 2002»
15 years 2 months ago
AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors
This paper describes the AccuPower toolset -- a set of simulation tools accurately estimating the power dissipation within a superscalar microprocessor. AccuPower uses a true hard...
Dmitry Ponomarev, Gurhan Kucuk, Kanad Ghose