Sciweavers

305 search results - page 13 / 61
» Design of Digital Circuits on the Basis of Hardware Template...
Sort
View
ICCAD
1996
IEEE
103views Hardware» more  ICCAD 1996»
15 years 3 months ago
Metrics, techniques and recent developments in mixed-signal testing
This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. ...
Gordon W. Roberts
135
Voted
ENC
2004
IEEE
15 years 3 months ago
On the Hardware Design of an Elliptic Curve Cryptosystem
We present a hardware architecture for an Elliptic Curve Cryptography System performing the three basic cryptographic schemes: DH key generation, encryption and digital signature....
Miguel Morales-Sandoval, Claudia Feregrino Uribe
ISQED
2009
IEEE
112views Hardware» more  ISQED 2009»
15 years 6 months ago
Estimation and optimization of reliability of noisy digital circuits
— With continued scaling, reliability is emerging as a critical challenge for the designers of digital circuits. The challenge stems in part from the lack of computationally ef...
Satish Sivaswamy, Kia Bazargan, Marc D. Riedel
87
Voted
DSD
2008
IEEE
85views Hardware» more  DSD 2008»
15 years 6 months ago
TASTE: Testability Analysis Engine and Opened Libraries for Digital Data Path
Testability is one of the most important factors that are considered during design cycle along with reliability, speed, power consumption, cost and other factors important for a c...
Josef Strnadel
DATE
2009
IEEE
135views Hardware» more  DATE 2009»
15 years 6 months ago
Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration
Reconfigurable Architectures are good candidates for application accelerators that cannot be set in stone at production time. FPGAs however, often suffer from the area and perfor...
Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi