Sciweavers

305 search results - page 7 / 61
» Design of Digital Circuits on the Basis of Hardware Template...
Sort
View
74
Voted
RSP
1998
IEEE
109views Control Systems» more  RSP 1998»
15 years 1 months ago
A Technique for Combined Virtual Prototyping and Hardware Design
A technique to include virtual prototyping in the design cycle of complex digital modem ASICs is presented. It is innovating by using the same behavioral description for both the ...
Patrick Schaumont, Geert Vanmeerbeeck, E. Watzeels...
DATE
1997
IEEE
95views Hardware» more  DATE 1997»
15 years 1 months ago
Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications
A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modem design from the link level to t...
Patrick Schaumont, Serge Vernalde, Luc Rijnders, M...
71
Voted
DATE
2008
IEEE
121views Hardware» more  DATE 2008»
15 years 4 months ago
A Generic Standard Cell Design Methodology for Differential Circuit Styles
In this paper we present a generic methodology for the rapid generation and implementation of standard cell libraries for differential circuit design styles. We demonstrate a syst...
Stéphane Badel, Erdem Guleyupoglu, Ozgur In...
81
Voted
VTS
2005
IEEE
102views Hardware» more  VTS 2005»
15 years 3 months ago
Design of Adaptive Nanometer Digital Systems for Effective Control of Soft Error Tolerance
Nanometer circuits are highly susceptible to soft errors generated by alpha-particle or atmospheric neutron strikes to circuit nodes. The reasons for the high susceptibility are t...
Abdulkadir Utku Diril, Yuvraj Singh Dhillon, Abhij...
CASES
2006
ACM
15 years 1 months ago
Incremental elaboration for run-time reconfigurable hardware designs
We present a new technique for compiling run-time reconfigurable hardware designs. Run-time reconfigurable embedded systems can deliver promising benefits over implementations in ...
Arran Derbyshire, Tobias Becker, Wayne Luk