Sciweavers

1146 search results - page 205 / 230
» Design of a multimedia processor based on metrics computatio...
Sort
View
ICS
2007
Tsinghua U.
15 years 3 months ago
Cooperative cache partitioning for chip multiprocessors
This paper presents Cooperative Cache Partitioning (CCP) to allocate cache resources among threads concurrently running on CMPs. Unlike cache partitioning schemes that use a singl...
Jichuan Chang, Gurindar S. Sohi
SPAA
2005
ACM
15 years 3 months ago
Constant density spanners for wireless ad-hoc networks
An important problem for wireless ad hoc networks has been to design overlay networks that allow time- and energy-efficient routing. Many local-control strategies for maintaining...
Kishore Kothapalli, Christian Scheideler, Melih On...
93
Voted
PPOPP
1999
ACM
15 years 1 months ago
Dynamic Instrumentation of Threaded Applications
The use of threads is becoming commonplace in both sequential and parallel programs. This paper describes our design and initial experience with non-trace based performance instru...
Zhichen Xu, Barton P. Miller, Oscar Naim
EDOC
2004
IEEE
15 years 1 months ago
Evaluating the Performance of Middleware Load Balancing Strategies
This paper presents three contributions to research on middleware load balancing. First, it describes the design of Cygnus, which is an extensible open-source middleware framework...
Jaiganesh Balasubramanian, Douglas C. Schmidt, Law...
ISCA
2000
IEEE
121views Hardware» more  ISCA 2000»
15 years 2 months ago
Selective, accurate, and timely self-invalidation using last-touch prediction
Communication in cache-coherent distributed shared memory (DSM) often requires invalidating (or writing back) cached copies of a memory block, incurring high overheads. This paper...
An-Chow Lai, Babak Falsafi