Sciweavers

1146 search results - page 63 / 230
» Design of a multimedia processor based on metrics computatio...
Sort
View
VLSID
2001
IEEE
144views VLSI» more  VLSID 2001»
15 years 10 months ago
Next Generation Network Processors
Networking hardware manufacturers face the dual demands of supporting ever increasing bandwidth requirements, while also delivering new features, such as the ability to implement ...
Deepak Kataria
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
15 years 1 months ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
JCM
2007
156views more  JCM 2007»
14 years 9 months ago
MIMO Link Layer Transmission Techniques Based on Cross Layer Design
Abstract— In this paper, we propose and evaluate the performance of new link layer frame transmission techniques for MIMO (multiple input multiple output) wireless systems from a...
Wessam Ajib, David Haccoun, Jean-François F...
ISCA
2003
IEEE
168views Hardware» more  ISCA 2003»
15 years 3 months ago
Temperature-Aware Microarchitecture
With power density and hence cooling costs rising exponentially, processor packaging can no longer be designed for the worst case, and there is an urgent need for runtime processo...
Kevin Skadron, Mircea R. Stan, Wei Huang, Sivakuma...
DAC
2000
ACM
15 years 10 months ago
Run-time voltage hopping for low-power real-time systems
This paper presents a novel run-time dynamic voltage scaling scheme for low-power real-time systems. It employs software feedback control of supply voltage, which is applicable to...
Seongsoo Lee, Takayasu Sakurai