Sciweavers

118 search results - page 6 / 24
» Design of programmable interconnect for sublithographic prog...
Sort
View
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
15 years 1 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...
FPGA
2007
ACM
106views FPGA» more  FPGA 2007»
15 years 3 months ago
A synthesizable datapath-oriented embedded FPGA fabric
We present an architecture for a synthesizable datapathoriented Field Programmable Gate Array (FPGA) core which can be used to provide post-fabrication flexibility to a Systemon-...
Steven J. E. Wilton, Chun Hok Ho, Philip Heng Wai ...
78
Voted
FPL
1998
Springer
121views Hardware» more  FPL 1998»
15 years 1 months ago
Reconfigurable PCI-Bus Interface (RPCI)
In this paper the Peripheral Component Interface PCI is presented as a target/master reconfigurable interface, based on Programmable Logic Devices PLDs (the Field Programmable Gate...
A. Abo Shosha, P. Reinhart, F. Rongen
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
15 years 2 months ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
TC
1998
14 years 9 months ago
Using Decision Diagrams to Design ULMs for FPGAs
—Many modern Field Programmable Logic Arrays (FPGAs) use lookup table (LUT) logic blocks which can be programmed to realize any function of a fixed number of inputs. It is possib...
Zeljko Zilic, Zvonko G. Vranesic