Sciweavers

3695 search results - page 117 / 739
» Design patterns for parsing
Sort
View
ITC
2002
IEEE
81views Hardware» more  ITC 2002»
15 years 9 months ago
Design Rewiring Using ATPG
—Logic optimization is the step of the very large scale integration (VLSI) design cycle where the designer performs modifications on a design to satisfy different constraints suc...
Andreas G. Veneris, Magdy S. Abadir, Mandana Amiri
DAC
2003
ACM
15 years 9 months ago
Test generation for designs with multiple clocks
To improve the system performance, designs with multiple clocks have become more and more popular. In this paper, several novel test generation procedures are proposed to utilize ...
Xijiang Lin, Rob Thompson
ICIP
2007
IEEE
15 years 10 months ago
Fourier Domain Display Color Filter Array Design
In digital image display devices, data are typically presented via a spatial subsampling procedure implemented as a color filter array, a physical construction whereby each light...
Keigo Hirakawa, Patrick J. Wolfe
FDL
2006
IEEE
15 years 10 months ago
Reusing Real-Time Systems Design Experience
To ensure correctness and performance of real-time embedded systems, early evaluation of properties is needed. Based on design experience for real-time systems and using the conce...
Oana Florescu, Jeroen Voeten, Marcel Verhoef, Henk...
EWSA
2006
Springer
15 years 8 months ago
Preserving Software Quality Characteristics from Requirements Analysis to Architectural Design
In this paper, we present a pattern-based software development method that preserves usability and security quality characteristics using a role-driven mapping of requirements anal...
Holger Schmidt, Ina Wentzlaff