Sciweavers

5672 search results - page 31 / 1135
» Design techniques for low-power systems
Sort
View
108
Voted
ASAP
2005
IEEE
112views Hardware» more  ASAP 2005»
15 years 7 months ago
On the Advantages of Serial Architectures for Low-Power Reliable Computations
This paper explores low-power reliable microarchitectures for addition. Power, speed, and reliability (both defect- and fault-tolerance) are important metrics of system design, sp...
Valeriu Beiu, Snorre Aunet, Jabulani Nyathi, Ray R...
DFT
1999
IEEE
131views VLSI» more  DFT 1999»
15 years 6 months ago
Optimal Vector Selection for Low Power BIST
In the last decade, researchers have devoted increasing efforts to reduce the average power consumption in VLSI systems during normal operation mode, while power consumption durin...
Fulvio Corno, Matteo Sonza Reorda, Maurizio Rebaud...
DATE
2007
IEEE
99views Hardware» more  DATE 2007»
15 years 8 months ago
Very wide register: an asymmetric register file organization for low power embedded processors
In current embedded systems processors, multi-ported register files are one of the most power hungry parts of the processor, even when they are clustered. This paper presents a n...
Praveen Raghavan, Andy Lambrechts, Murali Jayapala...
IWSOC
2005
IEEE
151views Hardware» more  IWSOC 2005»
15 years 7 months ago
A Low Area and Low Power Programmable Baseband Processor Architecture
A fully programmable radio baseband processor architecture is presented. The architecture is based on a DSP processor core and a number flexible accelerators, connected via a con...
Eric Tell, Anders Nilsson, Dake Liu
SENSYS
2004
ACM
15 years 7 months ago
Versatile low power media access for wireless sensor networks
We propose B-MAC, a carrier sense media access protocol for wireless sensor networks that provides a flexible interface to obtain ultra low power operation, effective collision a...
Joseph Polastre, Jason L. Hill, David E. Culler