5672 search results - page 35 / 1135 » Design techniques for low-power systems |
110
click to vote
CASES
2003
ACM
15 years 7 months ago
2003
ACM
Reducing the power consumption of computing devices has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as...
DATE
2000
IEEE
15 years 6 months ago
2000
IEEE
We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique ...
112
click to vote
ICCD
2004
IEEE
15 years 10 months ago
2004
IEEE
Network-on-chip (NoC) has been proposed as a solution for the communication challenges of System-on-chip (SoC) design in the nanoscale regime. SoC design offers the opportunity fo...
77
Voted
ASPDAC
1999
ACM
15 years 6 months ago
1999
ACM
- We describe an integrated model of the hardware and the battery sub-systems in batterypowered VLSI systems. We demonstrate that, under this model and for a fixed operating voltag...
107
click to vote
FPL
2004
Springer
15 years 7 months ago
2004
Springer
In order to enable efficient integration of FPGAs into cost effective and reliable high-performance systems as well potentially into low power mobile systems, their power efficienc...