5672 search results - page 55 / 1135 » Design techniques for low-power systems |
ISLPED
2009
ACM
15 years 8 months ago
2009
ACM
This paper explores the use of serial circuits for ultra-low-power sub-threshold systems. A serial system leads to a smaller design and higher utilization, yielding 40% active ene...
136
click to vote
CODES
2005
IEEE
15 years 3 months ago
2005
IEEE
Caches may consume half of a microprocessor’s total power and cache misses incur accessing off-chip memory, which is both time consuming and energy costly. Therefore, minimizing...
125
click to vote
ISCA
2008
IEEE
15 years 1 months ago
2008
IEEE
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
153
click to vote
DAC
2004
ACM
16 years 2 months ago
2004
ACM
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption using the computational workload decomposition. Th...
73
Voted
ISCAS
2005
IEEE
15 years 7 months ago
2005
IEEE
— A new architecture of a fractional-N phase-locked loop (PLL) frequency synthesizer is presented in this paper. The unique feature of the proposed frequency synthesizer is a loo...