Sciweavers

7778 search results - page 1249 / 1556
» Designing Controllers for Reachability
Sort
View
CSB
2005
IEEE
145views Bioinformatics» more  CSB 2005»
15 years 10 months ago
Classification Methods for HIV-1 Medicated Neuronal Damage
HIV-1-associated dementia (HAD) is the most devastating disease happened in the central nervous system of AIDS patients. Neuronal damage, the early indicator of HAD, under differe...
Mengjun Wang, Jialin Zheng, Zhengxin Chen, Yong Sh...
DATE
2005
IEEE
117views Hardware» more  DATE 2005»
15 years 10 months ago
A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips
As Moore’s Law continues to fuel the ability to build ever increasingly complex system-on-chips (SoCs), achieving performance goals is rising as a critical challenge to completi...
Wolf-Dietrich Weber, Joe Chou, Ian Swarbrick, Drew...
DFT
2005
IEEE
178views VLSI» more  DFT 2005»
15 years 10 months ago
Inter-Plane Via Defect Detection Using the Sensor Plane in 3-D Heterogeneous Sensor Systems
Defect and fault tolerance is being studied in a 3D Heterogeneous Sensor using a stacked chip with sensors located on the top plane, and inter-plane vias connecting these to other...
Glenn H. Chapman, Vijay K. Jain, Shekhar Bhansali
ECRTS
2005
IEEE
15 years 10 months ago
Fast Component Interaction for Real-Time Systems
Open real-time systems provide for co-hosting hard-, soft- and non-real-time applications. Microkernel-based designs in addition allow for these applications to be mutually protec...
Udo Steinberg, Jean Wolter, Hermann Härtig
HOTI
2005
IEEE
15 years 10 months ago
Hybrid Cache Architecture for High Speed Packet Processing
: The exposed memory hierarchies employed in many network processors (NPs) are expensive in terms of meeting the worst-case processing requirement. Moreover, it is difficult to ef...
Zhen Liu, Kai Zheng, Bin Liu
« Prev « First page 1249 / 1556 Last » Next »