Sciweavers

7080 search results - page 717 / 1416
» Designing High Integrity Systems Using Aspects
Sort
View
ISLPED
2003
ACM
122views Hardware» more  ISLPED 2003»
16 years 13 days ago
A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...
Venkata Syam P. Rapaka, Diana Marculescu
ECSCW
2001
15 years 8 months ago
Decentralizing the control room: Mobile work and institutional order
This paper seeks to inform the ongoing redesign of air traffic management by examining current practices and the adoption of a new system aiming to relieve traffic control from wor...
Oskar Juhlin, Alexandra Weilenmann
ASPLOS
2006
ACM
16 years 1 months ago
Ultra low-cost defect protection for microprocessor pipelines
The sustained push toward smaller and smaller technology sizes has reached a point where device reliability has moved to the forefront of concerns for next-generation designs. Sil...
Smitha Shyam, Kypros Constantinides, Sujay Phadke,...
DAC
2011
ACM
14 years 7 months ago
DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips
As transistor dimensions continue to scale deep into the nanometer regime, silicon reliability is becoming a chief concern. At the same time, transistor counts are scaling up, ena...
Andrew DeOrio, Konstantinos Aisopos, Valeria Berta...
PPOPP
2009
ACM
16 years 7 months ago
Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin
Fairness is an essential requirement of any operating system scheduler. Unfortunately, existing fair scheduling algorithms are either inaccurate or inefficient and non-scalable fo...
Tong Li, Dan P. Baumberger, Scott Hahn