Sciweavers

377 search results - page 37 / 76
» Designing a DHT for Low Latency and High Throughput
Sort
View
VLSID
2006
IEEE
153views VLSI» more  VLSID 2006»
15 years 10 months ago
An Asynchronous Interconnect Architecture for Device Security Enhancement
We present a new style of long-distance, on-chip interconnect, based loosely on the asynchronous GasP architecture. It has a number of advantages over conventional designs, the mo...
Simon Hollis, Simon W. Moore
PCM
2005
Springer
122views Multimedia» more  PCM 2005»
15 years 3 months ago
High Efficient Context-Based Variable Length Coding with Parallel Orientation
Abstract. Entropy coding is one of the most important techniques in video codec. Two main criteria to assess an entropy coder are coding efficiency and friendly realization charact...
Qiang Wang, Debin Zhao, Wen Gao, Siwei Ma
HICSS
1996
IEEE
123views Biometrics» more  HICSS 1996»
15 years 1 months ago
Concurrency: A Case Study in Remote Tasking and Distributed IPC
Remote tasking encompasses different functionality, such as remote forking, multiple remote spawning, and task migration. In order to overcome the relatively high costs of these m...
Dejan S. Milojicic, Alan Langerman, David L. Black...
DAC
2002
ACM
15 years 10 months ago
Unlocking the design secrets of a 2.29 Gb/s Rijndael processor
This contribution describes the design and performance testing of an Advanced Encryption Standard (AES) compliant encryption chip that delivers 2.29 GB/s of encryption throughput ...
Patrick Schaumont, Henry Kuo, Ingrid Verbauwhede
74
Voted
ISCAS
2007
IEEE
79views Hardware» more  ISCAS 2007»
15 years 4 months ago
Impact of strain on the design of low-power high-speed circuits
- In this article, we explore the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. Emphasis has be...
H. Ramakrishnan, K. Maharatna, S. Chattopadhyay, A...