Sciweavers

377 search results - page 42 / 76
» Designing a DHT for Low Latency and High Throughput
Sort
View
CAL
2008
14 years 9 months ago
BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP
Network-on-Chips (NoCs) outperform buses in terms of scalability, parallelism and system modularity and therefore are considered as the main interconnect infrastructure in future c...
I. Walter, Israel Cidon, Avinoam Kolodny
ICDCS
2009
IEEE
14 years 7 months ago
The Case for Spam-Aware High Performance Mail Server Architecture
The email volume per mailbox has largely remained low and unchanged in the past several decades, and hence mail server performance has largely remained a secondary issue. The stee...
Abhinav Pathak, Syed Ali Raza Jafri, Y. Charlie Hu
VTC
2007
IEEE
192views Communications» more  VTC 2007»
15 years 4 months ago
Access Scheduling Based on Time Water-Filling for Next Generation Wireless LANs
Opportunistic user access scheduling enhances the capacity of wireless networks by exploiting the multi user diversity. When frame aggregation is used, opportunistic schemes are no...
Ertugrul Necdet Ciftcioglu, Özgür Gü...
VTC
2008
IEEE
15 years 4 months ago
Irregular Precoder-Aided Differential Linear Dispersion Codes
—In this treatise, we propose a novel family of serial concatenated IrRegular Convolutional Coded (IRCC) IrRegular Precoded Differential Linear Dispersion Codes (IR-PDLDC). The i...
Nan Wu, Lajos Hanzo
CHES
2004
Springer
170views Cryptology» more  CHES 2004»
15 years 3 months ago
Concurrent Error Detection Schemes for Involution Ciphers
Because of the rapidly shrinking dimensions in VLSI, transient and permanent faults arise and will continue to occur in the near future in increasing numbers. Since cryptographic c...
Nikhil Joshi, Kaijie Wu, Ramesh Karri