Sciweavers

377 search results - page 46 / 76
» Designing a DHT for Low Latency and High Throughput
Sort
View
MSS
2005
IEEE
131views Hardware» more  MSS 2005»
15 years 3 months ago
Impact of Failure on Interconnection Networks for Large Storage Systems
Recent advances in large-capacity, low-cost storage devices have led to active research in design of large-scale storage systems built from commodity devices for supercomputing ap...
Qin Xin, Ethan L. Miller, Thomas J. E. Schwarz, Da...
IEEEPACT
2002
IEEE
15 years 2 months ago
Efficient Interconnects for Clustered Microarchitectures
Clustering is an effective microarchitectural technique for reducing the impact of wire delays, the complexity, and the power requirements of microprocessors. In this work, we inv...
Joan-Manuel Parcerisa, Julio Sahuquillo, Antonio G...
CASES
2009
ACM
15 years 4 months ago
CGRA express: accelerating execution using dynamic operation fusion
Coarse-grained reconfigurable architectures (CGRAs) present an appealing hardware platform by providing programmability with the potential for high computation throughput, scalab...
Yongjun Park, Hyunchul Park, Scott A. Mahlke
ICPADS
2002
IEEE
15 years 2 months ago
Self-Stabilizing Wormhole Routing on Ring Networks
Wormhole routing is most common in parallel architectures in which messages are sent in small fragments called flits. It is a lightweight and efficient method of routing message...
Ajoy Kumar Datta, Maria Gradinariu, Anthony B. Ken...
GRID
2006
Springer
14 years 9 months ago
Snapshot Processing in Streaming Environments
Monitoring and correlation of streaming data from multiple sources is becoming increasingly important in many application areas. Example applications include automated commodities...
Daniel M. Zimmerman, K. Mani Chandy