Sciweavers

377 search results - page 51 / 76
» Designing a DHT for Low Latency and High Throughput
Sort
View
ISCAS
2006
IEEE
163views Hardware» more  ISCAS 2006»
15 years 3 months ago
ASIC hardware implementation of the IDEA NXT encryption algorithm
— Symmetric-key block ciphers are often used to provide data confidentiality with low complexity, especially in the case of dedicated hardware implementations. IDEA NXT is a nov...
Marco Macchetti, Wenyu Chen
TASE
2008
IEEE
14 years 9 months ago
Lean Buffering in Serial Production Lines With Nonidentical Exponential Machines
Lean buffering is the smallest buffer capacity, which is necessary and sufficient to ensure the desired production rate of a manufacturing system. Literature offers methods for des...
Shu-Yin Chiang, Alexander Hu, Semyon M. Meerkov
INFOCOM
2007
IEEE
15 years 4 months ago
Aloha-Based MAC Protocols with Collision Avoidance for Underwater Acoustic Networks
— Unlike terrestrial networks that mainly rely on radio waves for communications, underwater networks utilize acoustic waves, which have comparatively lower loss and longer range...
Nitthita Chirdchoo, Wee-Seng Soh, Kee Chaing Chua
MSS
1993
IEEE
62views Hardware» more  MSS 1993»
15 years 1 months ago
Striped Tape Arrays
A growing number of applications require high capacity, high throughput tertiary storage systems 1 2 . We are investigating how data striping ideas apply to arrays of magnetic tap...
Ann L. Drapeau, Randy H. Katz
ICCCN
2007
IEEE
15 years 1 months ago
Load-aware Traffic Engineering for Mesh Networks
Abstract--The static nature of mesh nodes imposes requirements for designing routing metrics that support high throughput and low packet delay. This paper considers the problem of ...
Devu Manikantan Shila, Tricha Anjali