229 search results - page 43 / 46 » Designing a Fault-Tolerant Network Using Valiant Load-Balanc... |
IMC
2010
ACM
14 years 7 months ago
2010
ACM
Current large-scale topology mapping systems require multiple days to characterize the Internet due to the large amount of probing traffic they incur. The accuracy of maps from ex...
CASCON
1996
14 years 11 months ago
1996
In today's distributed computing environments, users are makingincreasing demands on the systems, networks, and applications they use. Users are coming to expect performance,...
MICRO
2008
IEEE
15 years 4 months ago
2008
IEEE
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
89
Voted
ISLPED
2004
ACM
15 years 3 months ago
2004
ACM
Microprocessor designers use techniques such as clock gating to reduce power dissipation. An unfortunate side-effect of these techniques is the processor current fluctuations th...
TC
2011
14 years 4 months ago
2011
—CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and ...