Sciweavers

4394 search results - page 101 / 879
» Designing agent chips
Sort
View
ICCAD
2003
IEEE
127views Hardware» more  ICCAD 2003»
16 years 23 days ago
Performance Efficiency of Context-Flow System-on-Chip Platform
Recent efforts in adapting computer networks into system-on-chip (SOC), or network-on-chip, present a setback to the traditional computer systems for the lack of effective program...
Rami Beidas, Jianwen Zhu
ICCAD
2003
IEEE
129views Hardware» more  ICCAD 2003»
16 years 22 days ago
SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips
A high performance communication architecture, SAMBA-bus, is proposed in this paper. In SAMBA-bus, multiple compatible bus transactions can be performed simultaneously with only a...
Ruibing Lu, Cheng-Kok Koh
116
Voted
ICCAD
2003
IEEE
123views Hardware» more  ICCAD 2003»
16 years 22 days ago
Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion
In this paper, we study the full-chp interconnect power modeling. ,We show that repeater,insertion is no longer sufficient to achievethe targetfrequencies specifiedhy ITRS, and de...
Weiping Liao, Lei He
101
Voted
ICCAD
2002
IEEE
90views Hardware» more  ICCAD 2002»
16 years 22 days ago
Molecular electronics: devices, systems and tools for gigagate, gigabit chips
New electronics technologies are emerging which may carry us beyond the limits of lithographic processing down to molecularscale feature sizes. Devices and interconnects can be ma...
Michael Butts, André DeHon, Seth Copen Gold...
ICCAD
2001
IEEE
86views Hardware» more  ICCAD 2001»
16 years 22 days ago
System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip
In this work, we provide a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurat...
Tony Givargis, Frank Vahid, Jörg Henkel