4394 search results - page 102 / 879 » Designing agent chips |
106
click to vote
ASPDAC
2009
ACM
15 years 10 months ago
2009
ACM
—In network-on-chip, computing worst-case delay bound for packet delivery is crucial for designing predictable systems but yet an intractable problem due to complicated resource ...
129
click to vote
DATE
2008
IEEE
15 years 10 months ago
2008
IEEE
Existing work on testing NoC-based systems advocates to reuse the on-chip network itself as test access mechanism (TAM) to transport test data to/from embedded cores. While this m...
133
Voted
GLOBECOM
2007
IEEE
15 years 10 months ago
2007
IEEE
Abstract—Network Intrusion Detection and Prevention Systems (NIDPSs) are vital in the fight against network intrusions. NIDPSs search for certain malicious content in network tr...
122
click to vote
ISCAS
2007
IEEE
15 years 10 months ago
2007
IEEE
Abstract— Thermal characterization of ICs and on-chip temperature monitoring has become a key task in electronic engineering. In this paper, we present the design of an on-chip C...
119
click to vote
DAC
2006
ACM
15 years 9 months ago
2006
ACM
A novel routing algorithm, namely dynamic XY (DyXY) routing, is proposed for NoCs to provide adaptive routing and ensure deadlock-free and livelock-free routing at the same time. ...