Sciweavers

4394 search results - page 121 / 879
» Designing agent chips
Sort
View
DSD
2006
IEEE
120views Hardware» more  DSD 2006»
15 years 10 months ago
Adaptive Power Management for the On-Chip Communication Network
— An on-chip communication network is most power efficient when it operates just below the saturation point. For any given traffic load the network can be operated in this regi...
Guang Liang, Axel Jantsch
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
15 years 9 months ago
Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission
Inductive cross-talk within IC packaging is becoming a significant bottleneck in high-speed inter-chip communication. The parasitic inductance within IC packaging causes bounce o...
Brock J. LaMeres, Sunil P. Khatri
DATE
2005
IEEE
108views Hardware» more  DATE 2005»
15 years 9 months ago
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks
As packet-switching interconnection networks replace buses and dedicated wires to become the standard on-chip interconnection fabric, reducing their power consumption has been ide...
Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
ICMCS
2005
IEEE
109views Multimedia» more  ICMCS 2005»
15 years 9 months ago
H.264 HDTV Decoder Using Application-Specific Networks-On-Chip
This paper studied an H.264 HDTV decoder on two multiprocessor system-on-chip architectures. Two types of networks-on-chip, the RAW network and the applicationspecific networks-on...
Jiang Xu, Wayne Wolf, Jörg Henkel, Srimat T. ...
IEEEPACT
2005
IEEE
15 years 9 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...