Sciweavers

4394 search results - page 147 / 879
» Designing agent chips
Sort
View
ISPD
2004
ACM
150views Hardware» more  ISPD 2004»
15 years 9 months ago
Topology optimization of structured power/ground networks
This paper presents an efficient method for optimizing the design of power/ground (P/G) networks by using locally regular, globally irregular grids. The procedure divides the pow...
Jaskirat Singh, Sachin S. Sapatnekar
MASCOTS
2007
15 years 5 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
126
Voted
DAC
2006
ACM
15 years 10 months ago
Design in reliability for communication designs
Silicon design implementation has become increasingly complex with the deep submicron technologies such as 90nm and below. It is common to see multiple processor cores, several ty...
Uday Reddy Bandi, Murty Dasaka, Pavan K. Kumar
ATAL
2008
Springer
15 years 6 months ago
Designing human-computer multi-agent collaboration in productive multi-player games
This research explores productive multi-player games as a platform for human-computer agent collaboration. A multiagent perspective is taken to examine the principles of both game...
Wenn-Chieh Tsai, Yuan-Hsiang Lee, Tsung-Hsiang Cha...
ICCAD
2008
IEEE
103views Hardware» more  ICCAD 2008»
16 years 1 months ago
Hardware protection and authentication through netlist level obfuscation
—Hardware Intellectual Property (IP) cores have emerged as an integral part of modern System–on–Chip (SoC) designs. However, IP vendors are facing major challenges to protect...
Rajat Subhra Chakraborty, Swarup Bhunia