Sciweavers

4394 search results - page 179 / 879
» Designing agent chips
Sort
View
MMAS
2004
Springer
15 years 9 months ago
Agent Server Technology for Managing Millions of Agents
d to submit first an abstract (to signal your interest and contribution) and then a full paper (for review) to the workshop. All accepted papers will be published as a volume from ...
Gaku Yamamoto
GECCO
2007
Springer
163views Optimization» more  GECCO 2007»
15 years 10 months ago
Supporting free-form design using a component based representation: an overview
This paper reviews the development of an interactive evolutionary design system (IEDS) for conceptual design, which integrates an agent based ‘build and evolve’ approach with ...
Azahar T. Machwe, Ian C. Parmee
ICCD
2007
IEEE
205views Hardware» more  ICCD 2007»
16 years 1 months ago
Hardware libraries: An architecture for economic acceleration in soft multi-core environments
In single processor architectures, computationallyintensive functions are typically accelerated using hardware accelerators, which exploit the concurrency in the function code to ...
David Meisner, Sherief Reda
GLVLSI
2009
IEEE
132views VLSI» more  GLVLSI 2009»
15 years 11 months ago
Multicast routing with dynamic packet fragmentation
Networks-on-Chip (NoCs) become a critical design factor as chip multiprocessors (CMPs) and systems on a chip (SoCs) scale up with technology. With fundamental benefits of high ban...
Young Hoon Kang, Jeff Sondeen, Jeffrey T. Draper
ISPD
1998
ACM
99views Hardware» more  ISPD 1998»
15 years 8 months ago
CHDStd - application support for reusable hierarchical interconnect timing views
This paper describes an important new facility for timing-driven design applications within the new CHDStd standard for a SEMATECH design system for large complex chips. We first ...
S. Grout, G. Ledenbach, R. G. Bushroe, P. Fisher, ...