Sciweavers

4394 search results - page 231 / 879
» Designing agent chips
Sort
View
COCOON
2005
Springer
15 years 11 months ago
A Theoretical Upper Bound for IP-Based Floorplanning
Floorplan is a crucial estimation task in the modern layout design of systems on chips. The paper presents a novel theoretical upper bound for slicing floorplans with soft modules...
Guowu Yang, Xiaoyu Song, Hannah Honghua Yang, Fei ...
MSE
2003
IEEE
116views Hardware» more  MSE 2003»
15 years 11 months ago
Manpower Development in VLSI ni India: A Case Study
In this paper a review of development of manpower in VLSI in India is attempted. In the last decade of the 20th Century, rapid strides have been done in Micro-Electronics in India...
K. C. Shet
CLUSTER
2000
IEEE
15 years 10 months ago
Agilent's Key Technologies in Remote System Management
Agilent Technologies Boeblingen Verification Solutions is offering a variety of remote system management products. This paper will summarize the key technologies on which Agilents...
Michael Herz
ISSS
1998
IEEE
87views Hardware» more  ISSS 1998»
15 years 10 months ago
Instruction Encoding Techniques for Area Minimization of Instruction ROM
In this paper, we propose instruction encoding techniques for embedded system design, which encode immediate fields of instructions to reduce the size of an instruction memory. Al...
Takanori Okuma, Hiroyuki Tomiyama, Akihiko Inoue, ...
ASYNC
2001
IEEE
123views Hardware» more  ASYNC 2001»
15 years 9 months ago
GasP: A Minimal FIFO Control
The GasP family of asynchronous circuits provides controls for simple pipelines, for branching and joining pipelines, for round-robin scatter and gather, for datadependent scatter...
Ivan E. Sutherland, Scott Fairbanks