Sciweavers

4394 search results - page 236 / 879
» Designing agent chips
Sort
View
VTC
2006
IEEE
160views Communications» more  VTC 2006»
15 years 12 months ago
Chip-interleaved Multi-rate CDMA with 2-dimensional OVSF Spreading
—Chip interleaving technique has been proposed for DS-CDMA to eliminate the multiple-access interference (MAI). In this paper, we develop this technique to provide the single- or...
Le Liu, Fumiyuki Adachi
ISQED
2005
IEEE
106views Hardware» more  ISQED 2005»
15 years 11 months ago
Thermal-Aware Floorplanning Using Genetic Algorithms
In this work, we present a genetic algorithm based thermal-aware floorplanning framework that aims at reducing hot spots and distributing temperature evenly across a chip while op...
Wei-Lun Hung, Yuan Xie, Narayanan Vijaykrishnan, C...
IWANN
2005
Springer
15 years 11 months ago
An Asynchronous 4-to-4 AER Mapper
In this paper, a fully functional prototype of an asynchronous 4-to-4 Address Event Representation (AER) mapper is presented. AER is an event driven communication protocol original...
Håvard Kolle Riis, Philipp Häfliger
ASPDAC
2004
ACM
132views Hardware» more  ASPDAC 2004»
15 years 11 months ago
A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications
– A low-power graphics LSI is designed and implemented for mobile multimedia applications. The LSI contains a 32bit RISC processor with enhanced MAC, a 3D rendering engine, progr...
Ramchan Woo, Sungdae Choi, Ju-Ho Sohn, Seong-Jun S...
WMPI
2004
ACM
15 years 11 months ago
A case for multi-level main memory
Current trends suggest that the number of memory chips per processor chip will increase at least a factor of ten in seven years. This will make DRAM cost, the space and the power i...
Magnus Ekman, Per Stenström