Sciweavers

1993 search results - page 246 / 399
» Designing and Building Parallel Program
Sort
View
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
15 years 6 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
HPCA
2003
IEEE
16 years 2 months ago
Active I/O Switches in System Area Networks
We present an active switch architecture to improve the performance of systems connected via system area networks. Our programmable active switches not only flexibly route packets...
Ming Hao, Mark Heinrich
120
Voted
HPCC
2007
Springer
15 years 8 months ago
PARMI: A Publish/Subscribe Based Asynchronous RMI Framework for Cluster Computing
This paper presents a publish/subscribe based asynchronous remote method invocation framework (PARMI) aiming to improve performance and programming flexibility. PARMI enables high-...
Heejin Son, Xiaolin Li
IPPS
2006
IEEE
15 years 8 months ago
Modeling and executing master-worker applications in component models
— This paper describes work in progress to extend component models to support Master-Worker applications and to let them to be executed on Grid infrastructures. The proposed appr...
Hinde-Lilia Bouziane, Christian Pérez, Thie...
IPPS
2006
IEEE
15 years 8 months ago
An automated development framework for a RISC processor with reconfigurable instruction set extensions
By coupling a reconfigurable hardware to a standard processor, high levels of flexibility and adaptability are achieved. However, this approach requires modifications to the compi...
Nikolaos Vassiliadis, George Theodoridis, Spiridon...