Sciweavers

2945 search results - page 14 / 589
» Designing and Implementing Malicious Hardware
Sort
View
98
Voted
CHES
2005
Springer
80views Cryptology» more  CHES 2005»
15 years 5 months ago
Successfully Attacking Masked AES Hardware Implementations
During the last years, several masking schemes for AES have been proposed to secure hardware implementations against DPA attacks. In order to investigate the effectiveness of thes...
Stefan Mangard, Norbert Pramstaller, Elisabeth Osw...
112
Voted
DELTA
2006
IEEE
15 years 5 months ago
A Hardware Implementation of Layer 2 MPLS
This paper presents a hardware architecture for layer 2 Multi Protocol Label Switching (MPLS). MPLS is a protocol framework used primarily to prioritize internet traffic and impro...
Raymond Peterkin, Dan Ionescu
CTRSA
2005
Springer
108views Cryptology» more  CTRSA 2005»
15 years 5 months ago
A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box
This work proposes a compact implementation of the AES S-box using composite field arithmetic in GF(((22 ) 2 ) 2 ). It describes a systematic exploration of different choices for...
Nele Mentens, Lejla Batina, Bart Preneel, Ingrid V...
WISA
2007
Springer
15 years 5 months ago
Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384, 512) for Hardware Implementations
Abstract. The hash algorithm forms the basis of many popular cryptographic protocols and it is therefore important to find throughput optimal implementations. Though there have be...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede
ASAP
2006
IEEE
150views Hardware» more  ASAP 2006»
15 years 1 months ago
Architecture design of an H.264/AVC decoder for real-time FPGA implementation
This paper discusses hardware development of a realtime H.264/AVC video decoder. Synthesis results are presented for example implementations of the inverse quantization, inverse t...
Thomas Warsaw, Marcin Lukowiak