2945 search results - page 578 / 589 » Designing and Implementing Malicious Hardware |
117
click to vote
DSN
2007
IEEE
15 years 6 months ago
2007
IEEE
Aggressive CMOS scaling will make future chip multiprocessors (CMPs) increasingly susceptible to transient faults, hard errors, manufacturing defects, and process variations. Exis...
90
Voted
ISCAS
2007
IEEE
15 years 6 months ago
2007
IEEE
Abstract— We study leakage-power reduction in standby random access memories (SRAMs) during data-retention. An SRAM cell requires a minimum critical supply voltage (DRV) above wh...
95
Voted
IPSN
2007
Springer
15 years 5 months ago
2007
Springer
Many sensor nodes contain resource constrained microcontrollers where user level applications, operating system components, and device drivers share a single address space with no...
HPCS
2006
IEEE
15 years 5 months ago
2006
IEEE
This paper presents the initial design of the Cyclops-64 (C64) system software infrastructure and tools under development as a joint effort between IBM T.J. Watson Research Center...
78
Voted
ASPLOS
2006
ACM
15 years 5 months ago
2006
ACM
Current taint checking architectures monitor tainted data usage mainly with control transfer instructions. An alarm is raised once the program counter becomes tainted. However, su...