Sciweavers

2945 search results - page 579 / 589
» Designing and Implementing Malicious Hardware
Sort
View
CODES
2005
IEEE
15 years 5 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
92
Voted
MSWIM
2005
ACM
15 years 5 months ago
Fast pre-authentication based on proactive key distribution for 802.11 infrastructure networks
Recently, user mobility in wireless data networks is increasing because of the popularity of portable devices and the desire for voice and multimedia applications. These applicati...
Mohamed Kassab, Abdelfattah Belghith, Jean-Marie B...
96
Voted
CAISE
2005
Springer
15 years 5 months ago
Dynamic Load Balancing of Virtualized Database Services Using Hints and Load Forecasting
Abstract. Future database application systems will be designed as Service Oriented Architectures (SOAs), in contrast to today’s monolithic architectures. The decomposition in man...
Daniel Gmach, Stefan Krompass, Stefan Seltzsam, Ma...
124
Voted
ECMDAFA
2005
Springer
236views Hardware» more  ECMDAFA 2005»
15 years 5 months ago
Model-Driven Architecture for Hard Real-Time Systems: From Platform Independent Models to Code
The model-driven software development for hard real-time systems promotes the usage of the platform independent model as major design artifact. It is used to develop the software l...
Sven Burmester, Holger Giese, Wilhelm Schäfer
75
Voted
FPGA
2005
ACM
95views FPGA» more  FPGA 2005»
15 years 5 months ago
The Stratix II logic and routing architecture
This paper describes the Altera Stratix II™ logic and routing architecture. This architecture features a novel adaptive logic module (ALM) that is based on a 6-LUT, but can be p...
David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaugh...