Sciweavers

826 search results - page 101 / 166
» Designing for families
Sort
View
RTCSA
2009
IEEE
15 years 4 months ago
Branch Target Buffers: WCET Analysis Framework and Timing Predictability
—One step in the verification of hard real-time systems is to determine upper bounds on the worst-case execution times (WCET) of tasks. To obtain tight bounds, a WCET analysis h...
Daniel Grund, Jan Reineke, Gernot Gebhard
MODELS
2009
Springer
15 years 4 months ago
Feature-oriented programming with Ruby
Features identify core characteristics of software in order to produce families of programs. Through configuration, different variants of a program can be composed. Our approach...
Sebastian Günther, Sagar Sunkle
SMA
2009
ACM
219views Solid Modeling» more  SMA 2009»
15 years 4 months ago
Log-aesthetic space curve segments
For designing aesthetic surfaces, such as the car bodies, it is very important to use aesthetic curves as characteristic lines. In such curves, the curvature should be monotonical...
Norimasa Yoshida, Ryo Fukuda, Takafumi Saito
IPSN
2007
Springer
15 years 3 months ago
The RETOS operating system: kernel, tools and applications
This demonstration shows the programming development suite of the RETOS operating system for sensor networks, which provides a robust and multithreaded programming interface to ap...
Hojung Cha, Sukwon Choi, Inuk Jung, Hyoseung Kim, ...
IPPS
2006
IEEE
15 years 3 months ago
Selection of instruction set extensions for an FPGA embedded processor core
A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The i...
Brian F. Veale, John K. Antonio, Monte P. Tull, S....