Sciweavers

826 search results - page 64 / 166
» Designing for families
Sort
View
IPPS
1998
IEEE
15 years 2 months ago
PACE: Processor Architectures for Circuit Emulation
We describe a family of reconfigurable parallel architectures for logic emulation. They are supposed to be applicable like conventional FPGAs, while covering a larger range of circ...
Reiner Kolla, Oliver Springauf
ECOOP
1992
Springer
15 years 1 months ago
Import is Not Inheritance - Why We Need Both: Modules and Classes
The design of many popular object-oriented languages like Smalltalk, Eiffel, or Sather follows a certain trend: The class is the only structuring form. In this paper, the need for ...
Clemens A. Szyperski
ACG
2009
Springer
15 years 1 months ago
A Study of UCT and Its Enhancements in an Artificial Game
Abstract. Monte-Carlo tree search, especially the UCT algorithm and its enhancements, have become extremely popular. Because of the importance of this family of algorithms, a deepe...
David Tom, Martin Müller
ASYNC
2004
IEEE
107views Hardware» more  ASYNC 2004»
15 years 1 months ago
A Fast and Energy-Efficient Stack
We present some novel hardware implementations of a stack. All designs are clockless, fast, and energy efficient, while occupying modest area. We implemented a 42-place stack chip...
Jo C. Ebergen, Daniel Finchelstein, Russell Kao, J...
ASPDAC
2001
ACM
86views Hardware» more  ASPDAC 2001»
15 years 1 months ago
Development of PPRAM-link interface (PLIF) IP core for high-speed inter-SoC communication
Abstract-- We are proposing "PPRAM-Link": a new highspeed communication standard for merged-DRAM/logic SoC architecture. PPRAM-Link standard is composed of physical/logic...
Takanori Okuma, Koji Hashimoto, Kazuaki Murakami