1959 search results - page 309 / 392 » Designing for spatial competence |
138
click to vote
ICCAD
2008
IEEE
16 years 1 months ago
2008
IEEE
Statistical static timing analysis (SSTA) has emerged as an essential tool for nanoscale designs. Monte Carlo methods are universally employed to validate the accuracy of the appr...
133
click to vote
ICCAD
2006
IEEE
16 years 1 months ago
2006
IEEE
As CMOS technology scales into the nanometer regime, power dissipation and associated thermal concerns in high-performance ICs due to on-chip hot-spots and thermal gradients are b...
126
click to vote
ICCAD
2004
IEEE
16 years 1 months ago
2004
IEEE
Improving logic capacity by time-sharing, dynamically reconfigurable FPGAs are employed to handle designs of high complexity and functionality. In this paper, we model each task ...
112
click to vote
CVPR
2010
IEEE
16 years 20 days ago
2010
IEEE
We propose an efficient method, built on the popular Bag
of Features approach, that obtains robust multiclass pixellevel
object segmentation of an image in less than 500ms,
with...
137
click to vote
TEI
2010
ACM
15 years 11 months ago
2010
ACM
Distributed physical user interfaces comprise networked sensors, actuators and other devices attached to a variety of computers in different locations. Developing such systems is ...