Sciweavers

453 search results - page 62 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
DATE
2008
IEEE
167views Hardware» more  DATE 2008»
15 years 4 months ago
Accuracy-Adaptive Simulation of Transaction Level Models
Simulation of transaction level models (TLMs) is an established embedded systems design technique. Its use cases include virtual prototyping for early software development, platfo...
Martin Radetzki, Rauf Salimi Khaligh
58
Voted
ISCAS
2008
IEEE
103views Hardware» more  ISCAS 2008»
15 years 4 months ago
A novel multiscroll chaotic system and its realization
Abstract— This paper proposes a novel multiscroll chaotic system, which is different from Chua’s circuit and all its variants in most aspects of the algebraic form, circuit des...
Simin Yu, Jinhu Lu, Guanrong Chen
76
Voted
ARC
2007
Springer
116views Hardware» more  ARC 2007»
15 years 3 months ago
Systematic Customization of On-Chip Crossbar Interconnects
Abstract. In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identic...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
GECCO
2003
Springer
120views Optimization» more  GECCO 2003»
15 years 2 months ago
Multi-FPGA Systems Synthesis by Means of Evolutionary Computation
Abstract. Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and num...
José Ignacio Hidalgo, Francisco Ferná...
57
Voted
MICRO
2006
IEEE
105views Hardware» more  MICRO 2006»
15 years 3 months ago
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
Growing on-chip wire delays will cause many future microarchitectures to be distributed, in which hardware resources within a single processor become nodes on one or more switched...
Karthikeyan Sankaralingam, Ramadass Nagarajan, Rob...