Sciweavers

453 search results - page 63 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
WSC
2004
14 years 11 months ago
Modeling Real-World Control Systems: Beyond Hybrid Systems
Hybrid system modeling refers to the construction of system models combining both continuous and discrete dynamics. These models can greatly reduce the complexity of a phystem mod...
Stephen Neuendorffer
ASPLOS
2006
ACM
15 years 3 months ago
Introspective 3D chips
While the number of transistors on a chip increases exponentially over time, the productivity that can be realized from these systems has not kept pace. To deal with the complexit...
Shashidhar Mysore, Banit Agrawal, Navin Srivastava...
ISCA
2007
IEEE
145views Hardware» more  ISCA 2007»
15 years 4 months ago
Mechanisms for store-wait-free multiprocessors
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
Thomas F. Wenisch, Anastassia Ailamaki, Babak Fals...
ASPDAC
2006
ACM
158views Hardware» more  ASPDAC 2006»
15 years 3 months ago
Analysis of scratch-pad and data-cache performance using statistical methods
— An effectively designed and efficiently used memory hierarchy, composed of scratch-pads or cache, is seen today as the key to obtaining energy and performance gains in data-do...
Javed Absar, Francky Catthoor
EMSOFT
2010
Springer
14 years 7 months ago
Nucleos: a runtime system for ultra-compact wireless sensor nodes
Nucleos is a new runtime system for ultra-lightweight embedded systems. Central to Nucleos is a dispatcher based on the concept of e threaded code, which enables layers of abstrac...
Jiwon Hahn, Pai H. Chou