Sciweavers

453 search results - page 64 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
LCTRTS
2007
Springer
15 years 3 months ago
Compiler-managed partitioned data caches for low power
Set-associative caches are traditionally managed using hardwarebased lookup and replacement schemes that have high energy overheads. Ideally, the caching strategy should be tailor...
Rajiv A. Ravindran, Michael L. Chu, Scott A. Mahlk...
VLSI
2007
Springer
15 years 3 months ago
A low-power deblocking filter architecture for H.264 advanced video coding
Abstract— In this paper, a low-power deblocking filter architecture for H.264/AVC is proposed. A hybrid filtering order has been adopted to boost the speed of the deblocking ...
Jaemoon Kim, Sangkwon Na, Chong-Min Kyung
CCL
1994
Springer
15 years 1 months ago
Application of Constraint Logic Programming for VLSI CAD Tools
Abstract: This paper describes the application of CLP (constraint logic programming) to several digital circuit design problems. It is shown that logic programming together with ef...
Renate Beckmann, Ulrich Bieker, Ingolf Markhof
TEI
2009
ACM
89views Hardware» more  TEI 2009»
15 years 4 months ago
Running up Blueberry Hill: prototyping whole body interaction in harmony space
Musical harmony is considered to be one of the most and technically difficult parts of music. It is y taught formally via abstract, domain-specific concepts, principles, rules and...
Simon Holland, Paul Marshall, Jon Bird, Nick Sheep...
PPPJ
2009
ACM
15 years 4 months ago
Automatic parallelization for graphics processing units
Accelerated graphics cards, or Graphics Processing Units (GPUs), have become ubiquitous in recent years. On the right kinds of problems, GPUs greatly surpass CPUs in terms of raw ...
Alan Leung, Ondrej Lhoták, Ghulam Lashari