Sciweavers

453 search results - page 72 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
CODES
2009
IEEE
15 years 4 months ago
An on-chip interconnect and protocol stack for multiple communication paradigms and programming models
A growing number of applications, with diverse requirements, are integrated on the same System on Chip (SoC) in the form of hardware and software Intellectual Property (IP). The d...
Andreas Hansson, Kees Goossens
106
Voted
DAC
2006
ACM
15 years 10 months ago
High-level power management of embedded systems with application-specific energy cost functions
Most existing dynamic voltage scaling (DVS) schemes for multiple tasks assume an energy cost function (energy consumption versus execution time) that is independent of the task ch...
Youngjin Cho, Naehyuck Chang, Chaitali Chakrabarti...
ECBS
2006
IEEE
122views Hardware» more  ECBS 2006»
15 years 3 months ago
Customer-oriented Development of Complex Distributed Systems
Complex and distributed systems are more and more common. Hardware is going from strength to strength and is embedded in high performance peer-to-peer networks mostly. The task of...
Ivonne Erfurth
DATE
2010
IEEE
148views Hardware» more  DATE 2010»
15 years 2 months ago
Scalable stochastic processors
Abstract—Future microprocessors increasingly rely on an unreliable CMOS fabric due to aggressive scaling of voltage and frequency, and shrinking design margins. Fortunately, many...
Sriram Narayanan, John Sartori, Rakesh Kumar, Doug...
ERSA
2003
126views Hardware» more  ERSA 2003»
14 years 11 months ago
Co-Simulation of a Hybrid Multi-Context Architecture
Abstract— Reconfigurable computing architectures aim to dynamically adapt their hardware to the application at hand. As research shows, the time it takes to reconfigure the har...
Rolf Enzler, Christian Plessl, Marco Platzner